A design for a voltage-controlled ring oscillator (VCO) is presented. The design allows an implementation of low frequency ring oscillator using relatively small devices and less stage. It is implemented using .18um technology provided by TSMC technology using 3.3V power supply. The VCO topology exhibits a very wide tuning range from few Hz to 368.9 MHz. It also features the rapid voltage swing and the 48% duty cycle with good transient characteristics which is difficult to get from the conventional oscillator. Its power dissipation at the maximum oscillation frequency is 35.05 mW. A frame work for modeling the phase noise in complementary metal-oxide-semiconductor (CMOS) ring oscillators. Phase noise for simulated circuit is -88dbc when offset frequency is 10 5 HZ.
Introduction:
A voltage-controlled oscillator (VCO) is considered as one of the important building blocks in analog and digital circuits. [1] , [2] , [3] . For example, a VCO is the main building block in phase locked loop (PLL) and clock generator circuits in modern microcircuits, feeding clocks into chips must be avoided due to the effect of stray capacitance at the pins of IC package. High-speed circuits require on-chip oscillators to generate clocks. In recent years, LC oscillators [4] have been known with good phase noise performance, but their tuning range is relatively small (around 10-20%) and on-chip spiral inductors occupy a lot of chip area. On the other hand, ring oscillators usually have a wide tuning range, occupy less on-chip integration area, which makes them being more widely used than LC oscillators. The design of a ring oscillator requires connecting odd number of inverters and feedback from the output of the last one to the input of the first one. Since the oscillation frequency is determined by the number of stages and the delay in each stage which is very small for an inverter, typically the achieved frequencies are several hundreds MHz to GHz in 0.18 µm technology. To achieve low frequency output, the number of stages has to be very large which is sometimes unacceptable. [5] . But the drawback of enlarging the driving capability is definitely to produce much power consumption. Another approach to achieving wide frequency range of the voltage-controlled ring oscillator is controlling the resistance. Compared to these methods above, it create the better chance to design a low power and wide tuning frequency range ring oscillator through the voltage-controlled resistor because it occupies small area and consumes no excess power consumption. The VCO given in this paper is suitable for wireless biotelemetry because of the low power and compact area. So the concern of low power becomes the key point of the requirement of the system.
CONVENTIONAL CIRCUIT
The conventional ring oscillator based VCO uses variable bias currents to control its oscillation frequency. However, when the bias current is quite small, the voltage swing of the VCO will become slower (longer rise/fall time). That is not desirable in some applications. In addition, increasing bias current will make the voltage headroom of the current source MOS transistors become narrow. [6] . A conventional voltage controlled ring oscillator circuit is shown in Fig.1 where N is an odd number and shows the number of inverter stages. Assume that the gate to source parasitic capacitances C G s of the NMOS and PMOS transistors are equal as is shown in Fig.2 . Here the frequency of the oscillation can be found as Where τ is the delay of one inverter stage Using Fig.2 , the delay of each inverter stage will be given Where Vosc is the oscillation amplitude. Substituting (3) into (1) will give
Here the oscillation frequency is determined by the current Ictrl, the number of stages N, the amplitude V osc and the parasitic capacitance C G . For a given number of stages, the oscillation frequency can be controlled by varying control current or amplitude only since C G is a fixed parameter. control scheme by varying the current is commonly used.
Figure1: Conventional voltage controlled ring oscillator.
Delay Circuit:
Figure2: Delay approximation
CHARACTERISTICS OF TRANSMISSION GATES
The transmission gate shown in Fig 3 is designed to act as a voltage-controlled switch. When V G is high, both M n and M p are biased into conduction region and the switch is closed; at this time, the resistance of the transmission gate is very small. If V G is low, then both MOSFETs are in cutoff region and the switch is performed like open circuit; In such case, we can consider the resistance of the transmission gate is ideally infinite. From above discussions, we can speculate that the resistance must vary greatly depending on the gate voltage. Shown in figure 4. 
BASIC CIRCUIT
The circuit scheme is shown in Fig.5 . Here a variable resistor R V is added at the input terminal of each inverter. The inverter itself is made from PMOS and NMOS Vctrl
MODIFIED LINEAR MODEL FOR PHASE NOISE
In this section, we will derive the relation between the phase noise and the internal signal swing from a modified linear model for ring oscillators. We show that, in order to achieve phase noise comparable with that of the LC oscillators, fast transitions are needed, i.e. devices have to operate in a hard switching mode and be switched ON and OFF completely. Fig.9 shows a simplified model for a three-stage ring oscillator. Each delay stage consists of a transmission gate and inverter. For this condition the single-side band (SSB) phase noise can be represented by (8) [7] , where k is the Boltzmann's constant and T is the absolute temperature. The excess noise factor F accounts for the total noise from the passive resistor R and the active device -Gm [8].
A. Theoretical Analysis
Represents the peak-to-peak signal voltage, is the center frequency of oscillation, and is the offset from the center frequency
Where Γ rms is inpulse sensitivity function which is explained in appendix.
SIMULATION RESULTS
The simulation is performed using 0.18µm CMOS process parameters. Circuits used in the simulation are three-stage voltage controlled ring oscillators shown in Figs.8 and9.
The W/L ratios of the MOS transistors are shown in Table1. The power supply V DD for both circuits is 3.3V.
Figure7: Circuit implementation of the inverter circuit.
Figure8: Circuit implementation of the proposed Voltage controlled ring oscillator.
Transient Characteristics:
Fig.11shows the transient simulation result of the circuit when the control voltage is 1V. The oscillation frequency is 16MHz. Here the circuit has a faster voltage swing. In case of fosc =16MHz, the rise/fall time (10% ∼ 90% of voltage swing) for the circuits are .186ns for oscillation frequency of 16MHz. Figure12 shows that how frequency is varying with V ctrl. simulation result of the current dissipation of the proposed circuit for fosc=16MHz is shown in figure 14 .
Here the circuit dissipates a large current in the transition of the output voltage of each inverter. As a result, the circuit has a faster voltage swing.
F-V Characteristic:
Simulation result of the f-v characteristic of the voltage controlled ring oscillator is shown in Fig.11, 12 .The oscillation frequency for control voltage of 0.4V and 3V are 40Hz and 380MHz respectively. Here a frequency tuning range from tens of hertz to hundreds of megahertz is obtained. In addition implementation of low frequency oscillator using small size devices is also possible. 
MEASUREMENT VS SIMULATION RESULTS

